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Abstract: Thermally grown oxide on poly silicon has poorer ~sulator properties than an oxide grown on
single cr~jsta1 silicon. Due to surface roughness of the polysilicon surface the localized oxide electric field
is enhanced at the surface bumps and asperities. fr~ order to mvnmize surface roughness attention has to
be given to the polysilicon surface for the steps following deposition. This inludes doping and annealing the
polysiuicon in order to increase the grain size and using care in cleaning the poly and growing the oxide.
By min~iizing the surface roughness the poly oxide has better insulating properties due to a decrease in
the localized eleckricc field and this oxide demonstrates a higher barrier height (≠~) and breakdown
voltages.
Evaluation of the oxides were done using ramped I-V measurements. The measurements were taken
at an area where Fowler-Nordhein~ tunneling ‘was taking place. That region of the cc~rve was analyzed to
find the breakdown voltages and barrier height, ~. Breakdown voltages were found to be from a low of
~7.85v to a high of 43.5v. Barrier heights ranged from 2.1eV to 2.6eV cocmpared to 3.2eV which is the
~ for oxide grown on single crystal silicon. Edge length of the test structures was also evaluated and it
was found that the barrier height decreased with increasing edge length indicating an increase in the local
electric field along the edge regions.
Theory: Thermalhj grown oxide on polijcr~stalline silicon (pol~jsilicon) is a common insulating
material thetis usedinthe microeletronicsindustrg. The nature of the surface of the polijsilicon
determines its electrical characteristics. Due to the enhanced surface roughness caused b~ the
many grains that make up pci ysilicon the oxide grown on pol~silicon is a lesser quality oxide then
the oxide that can be grown on single crystal silicon. In previous studies it he, been seen that the
polyoxide hasalower breakdownvoltageaswell asgreater Fowler-Nordheimleekege. Byaltering
the processing of the polijoxide it is possible to reduce these problems. The grains of pol’jsilion
have a certain roughness to the surface that is a variable of grain size. This roughness causes the
surface to have a varied electric field which is enhanced in the regions that form bumps of sharp
points and this electric field is what causes the oxide to be of poorer quality.
By varying the grain size of the pal ysilicon it is possible to reduce the enhanced field. As the
grain size of the pal ysilicon is increased the boundaries between the grains are decreased in
number thereby reducing the number of regions where the enhanced field would be found. Grain
-growth an be achieved by annealing the polysilicon film at temperatures above 900-950°C. It has
been found that grain growth occcurs to a greater extent if the polysilicon is heavily doped with
phosphorous. This increases the grain size drastically. In order to see the drastic improvement it
is reccomended that the doping concentration be at or above 7.5E20 cm—2. The grain growth is
possible due to the lover activation energies that are seen at the grain boundaries and with the
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addition of phosphorous these energies are decreased even further. It has been observed that for
temperatures greater than 1000°C the grain size seems to increase as the square rcxt of the
annealing time. It can ho seen that the grain size of the poUjsilicon can be increased b~ heavilLj
doping the p01 ~ with phosphorous end then annealing the pel u at above 900°C.
Oxide growth that is performed on p0ltjsilicon surfaces is a jxxrer qualttij oxide than that of
oxide grown on single cri.jstal silicon. The rate at which oxide is grown on p0l~silicon vanes due to
the menu crystal orientations that are found in the pol~jsilicon. Whichever crtjstel orientation is
the dominant orientation will determine the majority of the growth time. As the oxide is grown the
grain boundaries cause the dopent to be able to be diffused away from the surface causing the oxide
growth rate to decrease as compared to an oxide grown on slmi1er~ doped single crUstal silicon. As
the temperature of the oxide growth is decreased below 800°C the growth rate observed at grain
boundaries Is increased due to the accccumulation of phosphorous at the boundaries. This causes an
uneven oxide thickness that is undesirable so low temperature oxide growth over p01~jsi1icon is not
reccomended.
Current conduction of the oxide grown on the pol~~silicon (pol~oxide) Is greater than that of
regular silicon dioxide, usuall ~ btj several orders of magnitude. The p01 Uoxlde also has a decreased
breakdown voltage as compared to silicon dioxide. The current flow is goverened bt,j the Fowler—
Nordheim mechanism:
I=A Ki (u E)2 exp(-K2/ji E)
Where I isthecurrent;Atheeree, K1 thecarrierdistributionfactor,jithe ratioofthelocel field
to the average field E; E the average field; K2 the emmision fator related to the energy barrier
(~B=3.2 eV, 11*=.4 Mo). As can be seen in this equation the strong dependence on field makes the
conduction current veru sensitive to small changes in the electric field. Due to the surface
roughness the pol ~j surface will have an enhanced local field which is greater than the average field
causing the current to be enhanced greati tj. Another observance is the dependence on polarity. If
the polo plate is made negative the field is increased over the positive polarittj bias due to the
electron i njecton found at the pol ~silicon roughnesses. Also the higher local electric field is the
cause of the lower breakdown voltage found in the oxide. Ttjpical field enhancement over the
regular oxide is t~picall~ a factor of 3 or 4 which causes an enhancement of the injection current
a factor of around 50. This explains the necessity to tr~ to decrease the surface roughness of
the pol~pilbcon.
As can be seen b~ this discussion it is important that the poltjsilicon surface is as smooth as
possible in order to reduce the localized electric fields 8nd thereby decreasing the injection
current. Inordertodecreasethesurface roughnessthe pel~jsiliconshould be heavil~jdopedwith
-phosphorous and then anneales at above 900°C. This should smooth out the pohjsilicon surface b~
increasing the grain size. B~ reduing the grain size the localized field is decreased end therebtj
dereasing the injection current.
The edges of the capeictor plates also demonstrate inreased electric fields and can contn bute to
the lowering of the breakdown voltages and ~.
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Expen mental:
Device Fabricatien0btai n lightl ~ doped <1 00> wafers and scri be. RCA clean the wafers. Grow
3000~ of oxide at 1100°C in wet 02. RCA clean again. Etch the oxide using the oxide mask pattern
forming pads that the capacitors will be made on. Strip the photoresistinthe plasma esher. RCA
clean. 1.PCYD deposit 3O00~ of pol ~,ilicon. Dope pal ~silicon using solid source diffusion using
the following precautions: Insert wafers at 800°Cine Nitrogen ambient; Ramp upto 1000°C at
S°C/min~ 20 minutesolidsource predepositionat 1000°C; Rampdownto 800°C (orlower) at
around —5°C/mm in a nitrogen ambient. The wafers are then deglezed in HF acid. Anneal the
wafers in nitrogen at 900°C for 45mi n. The deposition and anneal were done in order to increase
the grain size of the pol~jsilicon. Pattern the polijsilicon with the pol~j mask. Etch the polL)silion
in polijsilicon etch, checking the etch rate before etching. The photoresist was removed from the
wafers b~ using miroposit photoresit stripper. Using petri dishes filled with the stripper, place a
wafer in one dish of the stripper for 2 minutes and then transfer the wafer to the other dish for an
additional two minutes. Ccontinue until all wafers are stripped. If the solution beomes too dirty
change the stripper with fresh stripper. After the wafers have gone through the two solutions
rinse the wafers in DI water for a time less than 2 minutes so there will not be exessive water in
the oxide. Inspect the wafers, if there is remaining photoresist submerge the wafers in the
stripper again until the photoresist is removed. The lot is split up at this point. One half the lot is
subjetedtoastandard RCA clean. The other half of the lot undergoes a pirhanna clean (5:1
Sulfuric Acid:Htjdrogen Peroxide) for 15 minutes. After the pirhenna clean the lot undergoes a
1 0:1 DI:HF dip for 2 minutes. The two lots should be timed so theij both are finished around the
same time. Spin drij the wafers and immediatl~ put into the oven for the oxide growth. The oxide
growthisdonc usingthefollowing precautionsinorderto minimizesurfece roughness: Startoven
at 600°C; Push wafers into the oven at 8/mi n, under an oxidizing environment( 13% dr~ 02:
87% ?42); Ramp up the oven to 1100°C; Grow 1 000~ of pal ~oxide with 100% dr~ 02(27 mm.);
Switch the gasses from 02 to N2 and anneal the oxide forl 5 minutes at 1100°C in N2; Turn power
offandlettheovenscool to <800°C; Rernovewafersfromoven(8”/min pull). RCAcleanthe
oxide before aluminum is evaporated onto the wafers. Coat the wafers with photoresist and pattern
with the metal mask. Etch the metal inAl etch checking the temperature end etch rate before the
actual etching. Stripthe photoresistinthe plesmeasher. Sinterthewaferset 450°Cinforrning
gas. The processing should be finished and the following cross section should be observed.
~ Aluminum ‘ 1ist oxide
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Testi req #f the finished structures: Testing was done on the test strutures using ramped I-V
measurements on a Hewlet Packard 41 45B Semiconductor Parameter Analgzer. The curves were
tested using a voltage ramp from around 20v up to around 40 to 50 volts where the capacitors
broke down. The current was monitored and evaluated at the region where the Fowler— Nordhei rn
leakage current was taking place. Curves of the log of the current vs. the ramped voltage were
plotted. From these curves and the Fowler- Nordhei m equation it is possible to determine the
breakdown voltages of the oxide and the barrier height ~B of the oxide. One contact to the test
structures was accomplished via a backside substrate contact and the other contact was made via
contacting the aluminum on top. The test structures were designed so that there were
complementerij structures, one with the aluminum contact being smeller then the pol~jsilicon the
complement being the opposite. This was done in order to eliminate biasing due to polarit~,j on the
plates. Test structures were also designed such that the area of the c~k~ plates is kept the
some but the pen miter of the devices is varied to see the effects of edge length on the capacitors.
Results: Teststrucctures I, III,endVl havesmaller metal pletesendteststructures II, IV,endV
have smeller pohjsilicon plates. The structures were tested using both a negative and positive
bias, the negative bias being where the substrate contact is negativlij biased as compared to the
positive bias. Curves were generated and from these curves the breakdown voltage and the ~
were calculated. Wafers were also evaluated to see if there was an effect of using the two different
kinds of cleans on the polijsilicon. The results are as follows:
RCAClean:
Barrier Height ~ (eV) Breakdown Voltage (v)
-Bias Mean Std.Dev.
I 2.10 2.33 37.9 2.34
II 2.33 2.18 39.2 3.56
III 2.18 2.17 38.1 2.00
IV 2.10 2.15 36.2 3.03
V 2.11 2.14 36.9 2.07
VI 2.11 2.19 40.1 2.29
Pirhanna Clean:
Barrier Height ~ (eV) Breakdown Voltage (v)
-Bias Mean Std.Dev.
2.61 2.41 43.5 2.74
II 2.41 2.29 43.2 1.50
III 2.61 * 42.4 2.80
IV 2.41 * 43.0 1.47
V 2.45 2.61 42.2 2.35
VI 2.41 * 43.5 2.14
* —capacitors broke down before reasonable curves could be generated.
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Effects of edge length on barrier height end breakdown voltage:




As con be seen btj the results there is a range of breakdown voltages from 36.1 volts to 43.52
volts. Barrier height was found to have a range of 2.1eV to 2.61eV which is compari bit to those
found in previous studies with values of around 2.78eV and is cocmpared to the ideal barrier
height of 3.2 eV which is the value for oxide grown on single crijstal silicon. Breakdown voltages
are low as compared to pol ijoxide breakdown voltages of around 80 volts for memor~j qua1it~j
pol ~joxides. The ideal pal tjsilicon capacitor is the one where the pol~jsi1icocn plate is larger than
thealuminum platcandthe polijsilicon plateis biased negativlijwith respeettothealuminum
plate. The results from this t~jpe of structure is a barrier height of 2.1eV for the pirhenne clean
and a value of 2.60 for the RCA clean. Breakdown voltages of the structures are 38 volts and 43
volts respectfuil~j. The results demonstrate that the RCA clean did not damage the surface as much
as the pirhanne clean and is demonstrated bij the increased barrier height and breakdown voltage
that is found in the RCA clean compared to the pirhenno. The results also show that the edge length
of the test structures does effect the readings. The barrier height was found to decrease with
increasingedgelength,a .1 1eV decrease inthe barrier height whentheedgelengthwes ahout
doubled. The breakdown voltage did not seem to vor~j with edge length and ould be a sole factor of
the oxide thikness and the po1~jsilicon surface roughness.
Conclusion: From the results of the measurements it con be seen that it is possible to
manufacture poHjoxide capacitors using the reommended care that is necessarij in order to hove a
smooth enough surface to get a fair barrier height and breakdown voltage. It can also be seen that
the processing of the capacitors is a ver~j touchij process end that the pobjailicon surface is ver~j
suceptable to subsequent proccesses. The cleaning steps that were compared shows that the RCA
clean did not damage the surface of the pol ysilicon as much as the pirhanne clean did. This is
evident in the better results obtained with the RCA clean. Edge effects were studied and were found
to have an effect on the barrier height but no noticable effect on the breakdown voltage. This leads
to the idea that the barrier height is a function of the edge length as well as the pol~jsilicon surface
roughness and qualitLj of the oxide. The breakdown voltage seems to be onlij a factor of the surface
roughness and the pohjsilicon surface as the change of edge length did not seem to var~j breakdown
voltage. It can be seen in the study that the production of polijailicon capacitors is ver~j subject to
the degree of care taken in the processing, end with fine tuning of the processes it should be
possible to produce polLjsilicon capacitors that have the standards that are needed for the
production of memor~j devices. Minimization of the edge length of the device design also will lead to
better resultainthefinal productesthe minimal edgelengthgevethe minimal barrier height.
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